




#### JP1 & JP2 settings (Clock selection)

To use onboard 48MHz clock, set both JP1 & JP2 to position 1/2  
To use original 16MHz clock, set both JP1 & JP2 to position 2/3  
Default positions: 1/2 for onboard 48MHz clock  
Note: If using the 48MHz clock, CLK\_6M (J2) should be wired to  
SAAS050 Teletext IC, pin 19, for best Mode7 results.

#### JP3 setting (SRAM VCC Voltage selection)

3.3v: Set JP3 to position 1/2  
5v: Set JP3 to position 2/3  
Default position: 1/2 to power SRAM from 3.3v rail

#### Key changes from Rev01

- Schmitt-triggered buffer & series resistor added to 16MHz clock to filter out spurious clock edges
- Schmitt-trigger buffers added to CPLD clock outputs
- SRAM\_WE signal can now be pulled up or down via solder jumper
- SRAM\_WE pull up is now tied to 3v3 rail
- Pull up added for JTAG TCK, TMS & TDI signals
- SRAM (and decoupling cap) can now be powered from either 5v or 3v3 rail via solder jumper

V01 Rev 01: Initial Release using 44\_pin XC9572XL  
Rev 02: 16MHz conditioning / SRAM\_WE & JTAG pullup / SRAM power source  
Rev 03: Full clock buffering

#### Ken Lowe

Sheet: /  
File: VideoULA.kicad\_sch

#### Title: Model B - Video ULA Replacement V01

Size: A4 Date: 2026-08-09  
KiCad E.D.A. 10.0.6

Rev: 03  
Id: 1/1